Profile Picture
  • All
  • Search
  • Images
  • Videos
    • Shorts
  • Maps
  • News
  • More
    • Shopping
    • Flights
    • Travel
  • Notebook
Report an inappropriate content
Please select one of the options below.
  • Length
    AllShort (less than 5 minutes)Medium (5-20 minutes)Long (more than 20 minutes)
  • Date
    AllPast 24 hoursPast weekPast monthPast year
  • Resolution
    AllLower than 360p360p or higher480p or higher720p or higher1080p or higher
  • Source
    All
    Dailymotion
    Vimeo
    Metacafe
    Hulu
    VEVO
    Myspace
    MTV
    CBS
    Fox
    CNN
    MSN
  • Price
    AllFreePaid
  • Clear filters
  • SafeSearch:
  • Moderate
    StrictModerate (default)Off
Filter
别再只会 Verilog 了：Python cocotb 联合 Vivado IP 仿真实战（工具流首发开源）
19:55
bilibili对酒当歌晚长亭
别再只会 Verilog 了：Python cocotb 联合 Vivado IP 仿真实战（工具流首发开源）
资源链接如下:https://pan.quark.cn/s/b18997611e1e
1.3K views4 days ago
Verilog Tutorial
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
YouTubeExplore VLSI
37.9K views9 months ago
Verilog in 2 hours [English]
2:21:17
Verilog in 2 hours [English]
YouTubeRenzym Education
212.7K viewsJul 23, 2020
Verilog Tutorial: Introduction to Verilog
9:27
Verilog Tutorial: Introduction to Verilog
YouTubeBeginners Point Shruti Jain
156K viewsAug 14, 2017
Top videos
数字IC验证学习：SV第九章 覆盖率（上）
22:58
数字IC验证学习：SV第九章 覆盖率（上）
bilibili十代目言纲
1.1K views1 week ago
VERIVERY - 'RED (Beggin')' Official M/V
3:04
VERIVERY - 'RED (Beggin')' Official M/V
YouTubeVERIVERY
9.3M views1 week ago
Representation of Negative Numbers | Explained with Examples | Mr. Sanath Kumar Kannam
Representation of Negative Numbers | Explained with Examples | Mr. Sanath Kumar Kannam
linkedin.com
11.7K views1 week ago
Verilog Syntax Highlighting
Multiplexer (MUX) | Working, Types Truth Table Explained with Examples | Mr. Sanath Kumar Kannam
Multiplexer (MUX) | Working, Types Truth Table Explained with Examples | Mr. Sanath Kumar Kannam
linkedin.com
11.8K views1 week ago
UP COUNTER DESIGN IN VERILOG
18:03
UP COUNTER DESIGN IN VERILOG
YouTubeElectronics techie_T
1 views1 day ago
如何在层次化设计中进行逻辑综合？
14:53
如何在层次化设计中进行逻辑综合？
bilibililuk036
513 views2 days ago
数字IC验证学习：SV第九章 覆盖率（上）
22:58
数字IC验证学习：SV第九章 覆盖率（上）
1.1K views1 week ago
bilibili十代目言纲
VERIVERY - 'RED (Beggin')' Official M/V
3:04
VERIVERY - 'RED (Beggin')' Official M/V
9.3M views1 week ago
YouTubeVERIVERY
Representation of Negative Numbers | Explained with Examples | Mr. Sanath Kumar Kannam
Representation of Negative Numbers | Explained with Exampl…
11.7K views1 week ago
linkedin.com
Multiplexer (MUX) | Working, Types Truth Table Explained with Examples | Mr. Sanath Kumar Kannam
Multiplexer (MUX) | Working, Types Truth Table Explained with Examp…
11.8K views1 week ago
linkedin.com
UP COUNTER DESIGN IN VERILOG
18:03
UP COUNTER DESIGN IN VERILOG
1 views1 day ago
YouTubeElectronics techie_T
如何在层次化设计中进行逻辑综合？
14:53
如何在层次化设计中进行逻辑综合？
513 views2 days ago
bilibililuk036
FREE PCB DESIGN Course Class-3 : Design & Analysis of 7805 Voltage Regulator Circuit | Download App
57:56
FREE PCB DESIGN Course Class-3 : Design & Analysis of 7805 Voltag…
1 views3 days ago
YouTubeVLSI FOR ALL
54:12
FREE PCB DESIGN Course Class-5 : Integrate Components, ICs & Part…
8 views1 day ago
YouTubeVLSI FOR ALL
53:11
FREE PCB DESIGN Course Class-4 : Design & Analysis of Audio Amplif…
4 views2 days ago
YouTubeVLSI FOR ALL
See more videos
Static thumbnail place holder
More like this
  • Privacy
  • Terms